<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Adding Array in FPGA in LabVIEW</title>
    <link>https://ni.lithium.com/t5/LabVIEW/Adding-Array-in-FPGA/m-p/778206#M355995</link>
    <description>&lt;P&gt;Another option would be to use a memory or FIFO block which is configured with the expected maximum number of elements.&lt;/P&gt;&lt;P&gt;Depending on your use case you may use the one or the other&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;ThSa &lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 16 Sep 2008 21:41:48 GMT</pubDate>
    <dc:creator>ThSa</dc:creator>
    <dc:date>2008-09-16T21:41:48Z</dc:date>
    <item>
      <title>Adding Array in FPGA</title>
      <link>https://ni.lithium.com/t5/LabVIEW/Adding-Array-in-FPGA/m-p/778047#M355937</link>
      <description>&lt;P&gt;I noticed there isn't a add array elements in FPGA and was wondering how I can go about doing this task another way?&amp;nbsp; Looking for something wiht less overhead as well.&amp;nbsp; Any takers?&amp;nbsp; I tried using a for loop, index array, then run that index into an addition element, from the additioin element to a shift register, then the shift register into the other end of the add element.&amp;nbsp; This works for the first N (for loop interation), but after that, it just keeps climbing in values.&amp;nbsp; Any ideas?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;guilio_2008&lt;/P&gt;&lt;DIV class="message-edit-history"&gt;&lt;SPAN class="edit-author"&gt;Message Edited by guilio_2008 on &lt;/SPAN&gt;&lt;SPAN class="local-date"&gt; 09-16-2008&lt;/SPAN&gt;&lt;SPAN class="local-time"&gt; 11:59 AM&lt;/SPAN&gt;&lt;/DIV&gt;</description>
      <pubDate>Tue, 16 Sep 2008 16:59:47 GMT</pubDate>
      <guid>https://ni.lithium.com/t5/LabVIEW/Adding-Array-in-FPGA/m-p/778047#M355937</guid>
      <dc:creator>guilio_2008</dc:creator>
      <dc:date>2008-09-16T16:59:47Z</dc:date>
    </item>
    <item>
      <title>Re: Adding Array in FPGA</title>
      <link>https://ni.lithium.com/t5/LabVIEW/Adding-Array-in-FPGA/m-p/778052#M355941</link>
      <description>You cannot build a variable-sized array in LV FPGA; all arrays must be fixed sized.&amp;nbsp; See the &lt;A href="http://zone.ni.com/reference/en-XX/help/371599C-01/lvfpgahelp/creating_fixedsize_arrays/" target="_blank"&gt;help&lt;/A&gt;.</description>
      <pubDate>Tue, 16 Sep 2008 17:05:35 GMT</pubDate>
      <guid>https://ni.lithium.com/t5/LabVIEW/Adding-Array-in-FPGA/m-p/778052#M355941</guid>
      <dc:creator>nathand</dc:creator>
      <dc:date>2008-09-16T17:05:35Z</dc:date>
    </item>
    <item>
      <title>Re: Adding Array in FPGA</title>
      <link>https://ni.lithium.com/t5/LabVIEW/Adding-Array-in-FPGA/m-p/778206#M355995</link>
      <description>&lt;P&gt;Another option would be to use a memory or FIFO block which is configured with the expected maximum number of elements.&lt;/P&gt;&lt;P&gt;Depending on your use case you may use the one or the other&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;ThSa &lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 16 Sep 2008 21:41:48 GMT</pubDate>
      <guid>https://ni.lithium.com/t5/LabVIEW/Adding-Array-in-FPGA/m-p/778206#M355995</guid>
      <dc:creator>ThSa</dc:creator>
      <dc:date>2008-09-16T21:41:48Z</dc:date>
    </item>
  </channel>
</rss>

