Counter/Timer

cancel
Showing results for 
Search instead for 
Did you mean: 

How to generate interrupts on TC using a 6601 timer

Need to generate interrupts on TC using a 6601 timer board in Linux. Have enabled the proper interrupt enable bits in the timer registers and can poll on the TC acknowledge bit to see it set when TC occurs, but am not able to generate an interrupt on TC. Is there a procedure or bits to be set in the pci interface to allow TC interrupts to be passed on to the processor. Am able to program the timers at the register level and am sure that I can access the timers and program them.
0 Kudos
Message 1 of 4
(3,764 Views)
Answer is to set bit 31 in the GLOBAL_INTERRUPT_CONTROL_REG at offset 0x770 from the start of the register address's of the timer chip.
Message 2 of 4
(3,764 Views)
Nice work Dr. Varner! Good information.

Regards,
Bill Boldt (Randy)
Applications Engineer
National Instruments
0 Kudos
Message 3 of 4
(3,764 Views)
Bill B:
Is there anyplace I can get the docs for the registers not included in the PCI-6601/6602 RLP manual?

Apparently this global-interrupt etc register and several others are not listed in the RLP. Maybe there is a newer version which includes all the info?

Thanks,

Bob
r1krit@sbcglobal.net
0 Kudos
Message 4 of 4
(3,764 Views)