Counter/Timer

cancel
Showing results for 
Search instead for 
Did you mean: 

Loop Timer not working in FPGA Testbench

Hi, 

I am trying to implement a DAQ program with my cRio 9025 and I am haivng a problem with setting the data acquisition rate... I have just slightly modified the code from the Waveform acquisition and Logging cRio Template for my device and I am currently trying to use a Testbench before compiling the code to the FPGA. However, in the Testbench, if I try to set a different Loop Time the simulated channels just do not show any values and the actual loop time always shows 0. 

Download All
0 Kudos
Message 1 of 1
(339 Views)