Counter/Timer

cancel
Showing results for 
Search instead for 
Did you mean: 

fpga

Hi,
 
I need to send a clock signal to one channel of an external circuit board and send in data to another channel on the same board. I am having trouble sending signals to these separate channels at the same clock speed.
 
One method I have tried is to use the Square Wave Generator expressVI, which can generate 20 MHz (half of the FPGA's 40 MHz clock cycle, without changing compile options). This is for the clock which is connected directly to the appropriate FPGA node. I then tried using a Timed Loop Structure to send the data (from the host VI controls) to an appropriate channel. However, the Timed Loop will only run at the FPGA clock speed of 40 MHz, which is now double the 'clock' rate which I have specified outside of the Loop. I could setup a shift register on the Timed Loop and a logic-inverter between the register input/output in order to generate a string of 1's and 0's at the same clock rate as the data line. Is there a more elegant way of doing this?
 
Thanks,
Craig.
 
p.s. I am using a PCI-7813R card
0 Kudos
Message 1 of 2
(4,373 Views)
0 Kudos
Message 2 of 2
(4,287 Views)