Digital I/O

cancel
Showing results for 
Search instead for 
Did you mean: 

In order to control the EXTSTROBE output on the PCI 6035E per

software, I need access to the DAQ_STC_DIO_Control_Register of the PCI-6035E. "The PCI E Series RLP Manual" from Nov 1998 does not contain this address. The DAQ-STC gives 0x0B, but this is in conflict with what I read in the E-series RLPM. Can anyone help?
0 Kudos
Message 1 of 2
(3,115 Views)
software, I need access to the DAQ_STC_DIO_Control_Register of the PCI-6035E. "The PCI E Series RLP Manual" from Nov 1998 does not contain this address. The DAQ-STC gives 0x0B, but this is in conflict with what I read in the E-series RLPM. Can anyone help?The registers you are trying to program are part of the STC and can be found in the DAQ-STC manual and not the E Series RLP Manual. In this case 0x0B (note this is a 16 bit offset) is the correct offset. However, all but the first 16 bytes of register space on the STC are windowed. Since 0x0B is a 22 byte offset, that means the DIO_Control_Register is a windowed register. To write to a windowed register, you need to first write to the address register (at byte offset 0) and then to the data register (at byte offset 2). When writing to windowed registers, the offsets written into the address register should be in terms of word offsets (16 bits) and not byte offsets. In this case you should write 0x0B into address register and then write your desired bit value int
o the data register. In order to find the offset of the STC, you will need to read the value contained in Base Address Register 1 (BAR1). This value is assigned during boot up when the PCI bus is initializing and could change from one boot up to the next.
0 Kudos
Message 2 of 2
(3,115 Views)