Digital I/O

cancel
Showing results for 
Search instead for 
Did you mean: 

burst handshaking mode timin diagram

I am using the 6533 card in the burst-handshaking input mode.Clock signal and data signal triggering the daq-card are sychronised and alighned .Looking in the timing diagrams of the manual, a "setup time from input data valid to PCLK", t_dis, of 4 nanosecs is needed for successful acqiusition.I think i am not able to do successful acquisition because of this time factor missing in my system. Any suggestions of how to overcome this ????
thanx in advance
0 Kudos
Message 1 of 2
(3,062 Views)
If you use the reverse PCLK configuration for burst mode there is no minimum T_dis time. Table 3-5 within the user manual is for using the default PCLK configuration (the PCLK would be generated by the 6533 since you're configured for input). Table 3-7 shows the timing diagram for the reverse PCLK configuration and the minimum T-dis is 0 sec. You could set the burst mode for reverse PCLK and so in this case the outputting device would need to generate the PCLK and the 6533 would be inputting the PCLK as well as the data.

You can use the DIO Parameter VI in LabVIEW or the Set_DAQ_Device_Info NI-DAQ function call to reverse the PCLK.

653x User Manual
http://digital.ni.com/manuals.nsf/webAdvsearch/EDE443F5C700373A862569B90072D26F?OpenDocument&vid=niwc&node=1321
00_US

I hope this helps.

Regards,

Todd D.
NI Applications Engineer
0 Kudos
Message 2 of 2
(3,062 Views)