Simple RT/FPGA VI that creates 3 PWM channels with a delay.
Delay is hard to implement with the default myRIO personality, this code has a custom FPGA VI that creates 3 PWM channels. A delay function is also implemented.
Example code from the Example Code Exchange in the NI Community is licensed with the MIT license.
