06-15-2010 03:47 PM - edited 06-15-2010 03:49 PM
06-15-2010 03:49 PM
Hi Kiran,
I believe the soltion to this is to change the DAC sample rate constant on the host block diagram to match the new divided down clock you will be using this changing the calculation for the CIC interpolation factor.