IF-RIO

cancel
Showing results for 
Search instead for 
Did you mean: 

Errors in HOST.VI(plz check attached one)(NI 5640R)

hi,
         I am vinod.I have started working on NI-5640R LabVIEW card.i got problem in
Developing the Host VI.Here i am attached one error image and errors i got.Please check
it and tell me solution for this problem.
Block Diagram Errors:

1.ni5640R adc default.VI:sub vi is not executable.

Details:The subVI is not executable. You must fix all errors in the subVI before this VI
can run.

2.ni5640R DAC Configure for Single-Tone Mode.VI:sub vi is not executable.

Details:The subVI is not executable. You must fix all errors in the subVI before this VI
can run.

3.ni5640R ADC Configure NCO.VI:sub vi is not executable.

Details:The subVI is not executable. You must fix all errors in the subVI before this VI
can run.

4.ni5640R ADC Configure DDC.VI:sub vi is not executable.

Details:The subVI is not executable. You must fix all errors in the subVI before this VI
can run.

5.Read/Write controls :controls/indicators are not available.

Details:The selected FPGA VI or bitfile does not contain any front panel controls or
indicators. Delete the Read/Write Control function or modify the FPGA VI.

6.you have connected two terminals of different type.

Details:These cannot be wired together because their data types (numeric, string, array,
cluster, etc.) do not match. Show the Context Help window to see what data type is
required.The type of the source is boolean (TRUE or FALSE).
The type of the sink is void

7.refnum conflict:cannot connect different refnum types.

Details:You have two or more RefNums wired together, but the RefNums are of different
types. Show the Context Help window to see what type of RefNum is required

I tried to change the mode of Read/Write control to Acquire but i failed(i did not find
that option)


with regards,
Vinod.A,
+91-40-23752790,
ICS ltd.,HYD.
0 Kudos
Message 1 of 2
(6,180 Views)
Hi Vinod
 
I believe the issue is that not all the subVIs have been bound to the typedef control.  You can find more information on this here:
 
Why Do I Have a Broken Wire When Passing My FPGA VI Reference Into a SubVI?
http://digital.ni.com/public.nsf/allkb/7E0D73FF59368E5A862573B600692E52
 
Jerry
0 Kudos
Message 2 of 2
(6,154 Views)