LabVIEW Embedded

cancel
Showing results for 
Search instead for 
Did you mean: 

PID control

Hi, how do initial gains in pid fpga express vi differ with gains in front panel control? where should I assign pid gains achieved from tuning pid to implement pid controller on fpga target?

Thanks!

0 Kudos
Message 1 of 6
(6,481 Views)

Hey ThuZarAung,

 

Here are some useful documents about the different PID VIs. I would suggest going through these first.

 

PID (FPGA) Express VI

 

PID VI (FPGA Module, not express VI)

 

PID VI (not FPGA)

 

Using PID on FPGA Targets

 

LabVIEWTM PID Control Toolkit User Manual (Chapter 3 discusses the different PID VIs)

 

These should answer most of your questions regarding the differences between them. On a side note, you should not create multiple posts for the same question. If you have additional questions concerning the PID VIs after going through the material above, then please respond on this post.

 

Regards,

 

Alyssa H.

National Instruments

0 Kudos
Message 2 of 6
(6,449 Views)

okay! Thank for your valuable suggestion.

0 Kudos
Message 3 of 6
(6,439 Views)

Hi,

I don't still understand pid gains in front panel and gains in configuration box. I attached example vi. Please reply me!Smiley Happy

0 Kudos
Message 4 of 6
(6,435 Views)

ThuZarAung,

 

What specifically do you not understand? Also, the VI you attached has a lot of dependencies and missing SubVIs which makes it difficult to troubleshoot. 

 

Regards,

Alyssa H.

National Instruments

0 Kudos
Message 5 of 6
(6,421 Views)

The main difference is the math: FPGA VIs run on fixed-point hardware, while your front panel talks to a CPU. Use the PC to find your ideal gains through simulation, then convert those values to the fixed-point format your FPGA requires. You can wire these as controls, but keep them static within the loop to avoid timing issues. Check best betting app https://telecomasia.net/sports-betting/sites/sri-lanka/ for best betting experience. Never assume a floating-point gain will just plug and play on the FPGA without scaling it first.

0 Kudos
Message 6 of 6
(284 Views)