LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

1D Lookup Table in LabView FPGA

Hi wiebe@CARYA,

 

Thanks for your reply. For linear interpolation, you mean that I implement this kind of functionality myself right? (which I believe is fairly straightforward to do so) Or do you mean there is some function in LabView FPGA that can efficiently do this task?

0 Kudos
Message 11 of 17
(1,968 Views)

Hi wiebe@CARYA,

 

By sending data between PC/cRIO and FPGA, do you mean RT and FPGA? So this is ultimately limited by the processing speed of RT right?

 

Also, sorry I do not understand "You can use memory as a LUT. You can make a loop that allows the host to write the memory. So for each test, you can write a LUT as detailed as required. For instance, of you want to measure 50 points, that don't usually fit a general LUT, you can program a specific LUT." Can you clarify this part? It is describing how to communicate with the host from FPGA right? What do you mean by using memory as a LUT?

 

Thank you very much and sorry for multiple questions.

0 Kudos
Message 12 of 17
(1,965 Views)

Hi Justin,

 

please read the help for the FPGA-LUT function: it also is based on memory used to buffer the LUT data.

 

You can easily implement this on your own with your own memory block in the FPGA. This gives you read&write access to this memory block and you can also implement the feature as described by wiebe: setting the LUT data from your RT host…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 13 of 17
(1,959 Views)

@JustinZZJ wrote:

Thanks for your reply. For linear interpolation, you mean that I implement this kind of functionality myself right? (which I believe is fairly straightforward to do so) Or do you mean there is some function in LabView FPGA that can efficiently do this task?


Yes, DIY. I'm not aware of a OoTB function, but FPGA has been a while.

0 Kudos
Message 14 of 17
(1,953 Views)

@JustinZZJ wrote:

Hi wiebe@CARYA,

 

By sending data between PC/cRIO and FPGA, do you mean RT and FPGA? So this is ultimately limited by the processing speed of RT right?


Yes, speed will be limited. But you might be able to do it before the time critical part starts.

 

It all depends on every minute detail of what your program has to do and what it can get away with.

 


@JustinZZJ wrote:

Also, sorry I do not understand "You can use memory as a LUT. You can make a loop that allows the host to write the memory. So for each test, you can write a LUT as detailed as required. For instance, of you want to measure 50 points, that don't usually fit a general LUT, you can program a specific LUT." Can you clarify this part? It is describing how to communicate with the host from FPGA right? What do you mean by using memory as a LUT?


What GerdW said... Use a memory block, and read\write it with code.

0 Kudos
Message 15 of 17
(1,952 Views)

Thank you very much GerdW for your help.

0 Kudos
Message 16 of 17
(1,942 Views)

Thank you very much wiebe@CARYA for your help.

Message 17 of 17
(1,941 Views)