04-06-2020 11:08 PM
I am working on a project that is merging multiple FIFO's into one as it sends it to FPGA and back. I want to be able to manage these FIFO's and make sure they are combining in the desired order. How do I find where FIFO's are handled in a project?
04-07-2020 05:33 AM