FPGA Compile Error: Timing Violation Dialog

[tamirsh]

Thanks.  I reduce the problematic area from about 11 steps to 5 steps logic (attached) , and the compile run OK.

But I think that it`s still annoying, to take a "working well" code from LV9 and find out that in LV10 it can`t be compiled.