Thank you for the Memory Block solution.
I just implemented a single-cycle loop solution, which reads the FIFO inside the cycle. This fits rather easily too; so I may offload the U8->BOOL processing to the FPGA.
I'll clean it up and post it at some point over the break.
Thank you all!
