I have found the help information for the CLIP to use for setting the Logic Levels, but no information as to where this CLIP is extracted from. I would assume the FPGA Project List somewhere, but not there. Where is this CLIP Aquired? Isn't it an FPGA Target CLIP or the FPGA Host CLIP?
