LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

LabView Crashing and compile server error.

Hi,
 
I'm having some errors when I compile code for my FPGA (PXI-7831R). I am using LabView 8.2.1.
 
Sometimes labView crashes completely and sometimes it comes up with a compile server error.
 
My code contains 3 VI's. The first send sends digital output and reads digital input 10 times and then called another VI to save these results. The second VI repeats the first VI 10 times.
 
When the first VI is compiled on its own it works (including the saving data VI which saves it to a FIFO) but when the second VI is compiled, that is when it errors.
 
I have attached the compile server errors and the screen dumps of when labView crashes.
 
Can anyone suggest what I am doing wrong?
 
Thanks.
 
0 Kudos
Message 1 of 5
(4,900 Views)
It helps if I actually attach the attachments...
Download All
0 Kudos
Message 2 of 5
(4,887 Views)
 

ok. Let me try and make my problem a little clearer....

I have now combined all the VI's into one.

It is supposed to write to the digital output and read from the digital outputs 10times at a rate of 10us and store the data to the FIFO. This process is then repeated at a rate of 80ms for 8 times.

I have attached a word document with an explanation on the error. 

0 Kudos
Message 3 of 5
(4,875 Views)

Here is a screen dump of the VI just so you can see what I'm trying to explain.

 

0 Kudos
Message 4 of 5
(4,873 Views)

Hi,

I have two ideas for you to try:

  • The log file says something about an insane object.  Do you see an error when you try to save the VI?  Whatever the answer, I would try copying the entire VI into another VI.  Then try to compile the new VI again to see if it helps.  If this does not work, then try creating a new project file and adding this new VI.
  • From the look of your diagram, it looks like you may have some breakpoints in your FPGA code.  Since they cannot be used on the FPGA Target, LabVIEW may be getting confused when converting the diagram into VHDL logic for the chip.  I would recommend removing all breakpoints prior to compiling the VI since they are not usable.

Good Luck,

Mike

0 Kudos
Message 5 of 5
(4,813 Views)