LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

generate analog signal using samples fpga

Hi,

I have 20  samples of (time,data). using these samples i need to write data to AO channel in FPGA card. Here the data should be written to a channel w.r.t time. i need to generate signal(ramp) based on time and data available.

for example - 

time( in seconds) -   0   0.01   0.04   0.05  0.07 ...

data -                        0   1.0    3.2      2.5     1.3 ...

 

Please suggest me best way to achive this.

 

Thank you,

Ranjith

0 Kudos
Message 1 of 6
(3,134 Views)
Keep all ur samples in a array and auto index the array to a for loop, Inside the for loop put a wait timer and give the dt as input(t2-t1) to the timer. Inside the loop connect the auto indexed output to the A0 Channel.
Balaji PK (CLA)
Ever tried. Ever failed. No matter. Try again. Fail again. Fail better

Don't forget Kudos for Good Answers, and Mark a solution if your problem is solved.
0 Kudos
Message 2 of 6
(3,131 Views)

Hi Balaji,

Thanks for the quick responce.  I need the ramp between two samples. time t1 to time t2, if the data are d1 and d2. will i get ramp between d1 to d2(may be traingle wave considering all samples)? 

Thank you,

Ranjith

0 Kudos
Message 3 of 6
(3,119 Views)
U need to interpolate between the datas so see the interpolation examples.
Balaji PK (CLA)
Ever tried. Ever failed. No matter. Try again. Fail again. Fail better

Don't forget Kudos for Good Answers, and Mark a solution if your problem is solved.
0 Kudos
Message 4 of 6
(3,114 Views)

Hi,

Could you please give me a good logic using timed loop to achive signal interpolation using below structure.

 

array of 20 clusters

{

float data

float time

}

 

time is given in seconds and it can go upto micro/nano seconds precision. time would starts from 0 and will go on...

 

Data has to be written to analog channel based on above given time and data.

 Thanks in advance,

Ranjith

0 Kudos
Message 5 of 6
(3,083 Views)

I could not use interpolation vis in FPGA vi. Can any one has fpga supported interpolation vi?

Need help on this..

 

0 Kudos
Message 6 of 6
(3,056 Views)