how to control SS/ chip select line .. in SPI using HSDIO

[PriyadarsiniS]

Is there any chance of making chip select (High) de-assert at middle bit of particular transactions without modifying the behavior of other signals (sclk, mosi, miso) in SPI Communication using HSDIO.