Verilog in Multisim Student Edition

[welshie9967]

I've been using Multisim for school assignments which have all been VHDL up until this point. Now we have to do assignments in Verilog. The class is online so I can't ask Prof. Can I code Verilog in Multisim Student Edition?

Thanks for any feedback.