Our company would like to protect IP that we have written for a particular FPGA application. I will describe what I did...
Under the FPGA section of the project, there are build specifications. There is one option to distribute source code. So I built an llb with password protection added to all the FPGA subVIs. The only file that is not password protected is the top level VI.
