07-07-2020 12:08 AM
When using read / write controls (functions) to access FPGA cluster objects in RT, it is found that the cycle time is unstable, jumping between 60us and 180us, so the timing cycle of 125us cannot be realized.
What should I do to solve this problem?
