USRP Software Radio

cancel
Showing results for 
Search instead for 
Did you mean: 

Slow transfer from target (USRP) to host

Dear Hossein,

 

          Is the NI PCIe-8371 board inserted in a PCIe 4x slot, inside the computer ? (the same size as the board size). If you insert it in smaller PCIe port, data rate will be slower without any notice. 

          General advice: If you want maximum performance, start using Labview FPGA to design your own projects, instead of using the example projects. The example project is based on both host and fpga processing and is quite complicated and full of unused features. IMHO, these limit performances.

0 Kudos
Message 11 of 16
(2,425 Views)

Hi Mihai,

 

Thank you very much for your fast response!

 

You brought up a good point, I don't remember if I am using a full PCIe or a smaller one... I will check and see.

 

From what I've read and as you mentioned doing all FPGA is the way to go.  Although I'm pretty good with regular LabVIEW, I am new to FPGA and am having a hard time getting my project started as I have not been able to find a good example that does transmit from memory of the FPGA and not reliant on the host as much.  Do you know by any chance a good example that can get me started or would you be able to share your code so that I can build on it?

 

Warmest Regards,

HoSsEiN

0 Kudos
Message 12 of 16
(2,416 Views)

You will just have to learn by yourself. Step by step. Start with the example project. Then, eliminate as much code as possible from the FPGA side, as well as from the host side. Simplify it step by step. Try to understand what is the purpose of each vi. If you do not need it, eliminate it.

It depends on what you want to do. Good luck!

Message 13 of 16
(2,412 Views)

Thank you Mihai!

 

I figured as much and am doing just as said.  The only frustrating part of it is that even with cloud compilation every compile takes about an hour and that just slows down everything for me.

 

Thank you for your help and suggestions 🙂

0 Kudos
Message 14 of 16
(2,409 Views)

Hi Hossein,

 

I've linked a whitepaper below that goes over some tips on how to optimize your FPGA development time. I hope this document will be useful for you.

 

Link: http://www.ni.com/white-paper/11406/en/

James F.
Applications Engineer
National Instruments
0 Kudos
Message 15 of 16
(2,398 Views)

Thank you very much James!

 

I read through it and had very good points and it will definitely help me get started with the FPGA programming.

0 Kudos
Message 16 of 16
(2,379 Views)