IF-RIO

cancel
Showing results for 
Search instead for 
Did you mean: 

5641 tutorial

I'm looking for a simple tutorial that shows how to build a design for the NI PXIe-5641R using components from

the FPGA Math and Analysis Library.  I'd like to build a simple design like a FIR filter using components like the

High Throughput Add, High Throughput Multiply and Unit Delay.  Specific questions I have are:

 

1.  How do I add I/O pins to the filter?

2.  How can I adjust the clock to see how it affects synthesis (compile results)

3.  How can I force the compiler to use the dedicated multipliers in the FPGA

4.  How can I create a subVI of the filter to use later to build bigger filters.

 

I could post these to the forum as seperate questions if that makes sense. 

 

Thanks for your help.

 

Regards,

-Chuck

0 Kudos
Message 1 of 2
(6,093 Views)

Hi Chuck,

I will attempt to address your questions but I think I have a suggestion that may make your application easier to complete.

 

1.  How do I add I/O pins to the filter?

I assume you mean a control for the input of the filter and an indicator for the output of the filter. This information can be found in the LabVIEW help 
If my understanding of this question is incorrect please let me know and I can address it.

 

2.  How can I adjust the clock to see how it affects synthesis (compile results)?
Your filter will most likely be running inside of a single cycle timed loop (SCTL) so in order to change the clock rate you will adjust the clock that the SCTL is running on.

 

3.  How can I force the compiler to use the dedicated multipliers in the FPGA?

To do something like this you will need to use the DSP48E block more information can be found here.

 

4.  How can I create a subVI of the filter to use later to build bigger filters?

More information on creating sub vis can be found in the LabVIEW help.

 

 

With all of this said I believe a more straight forward route to building a FIR filter would be to use the NI IP integration node and Xilinx Core Generator.  This Developer Zone article describes the steps of creating a FIR filter within core generator. http://zone.ni.com/devzone/cda/tut/p/id/10015#toc1

JaceD
Signal Sources Product Support Engineer
National Instruments
0 Kudos
Message 2 of 2
(6,089 Views)