IF-RIO

cancel
Showing results for 
Search instead for 
Did you mean: 

Time required to create FPGA

Eric Pesek and I came across many slow sections when we worked through the example in the "Getting Started with the NI PCI-5640R IF Transceiver and the LabVIEW FPGA Module" guide. 

            We began on page 11 of the guide with Creating an FPGA Application and to summarize this better I put all the slow sections in a spreadsheet.  This explains what page, section and subsection each delay was in.  The last two columns are clearly stating an estimation of how long the task took and any additional comments. Is there anyone out there that can explain why it took so long to complete these tasks?  If not is there anything that we can do to correct the multiple delays. 

    Please see the attachment to view the elapsed time of each section.

Thank you,

 

Chad Stone

Eric Pesek

0 Kudos
Message 1 of 3
(6,949 Views)
Hi Chad, Eric
 
It's hard to tell without knowing your system/computer specs. In my computer it doesn't take that long (what you say takes 4-5 minutes takes me 1-2). My first guess is that you are using a system with the minimum requirements.  What is the speed of you computer and how much memory?  Also, are you using the released version of the LV FPGA, NI-RIO, and the NI 5640R programming VIs?
 
Jerry
0 Kudos
Message 2 of 3
(6,898 Views)
Some suggestion for speed up your programing.
1. Open the FPGA vi before the HOST vi and close the HOST vi before the FPGA vi.
2.When you modify or save the FPGA vi (or configure the FPGA parameters), do not open the HOST vi.
3.When you modify or save the HOST vi, keep the FPGA vi open and do not modify it.
0 Kudos
Message 3 of 3
(6,849 Views)