Can I export VHDL from Labview FPGA?

[Terry_ALE]

This exports to a Vivado project but the VHDL from LabVIEW FPGA is locked.  From the above link:

"All the design files generated for the export are encrypted except those with filenames that start with UserRTL_."