LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Can't seem to use fpga vi reference out as a sub-VI reference

Hi,

 

Currently working on a FlexRIO application.  Using LabVIEW 2009. In my Windows Host application, I have created an FPGA Interface driver of sorts.  So basically I have a set of sub-VIs to communicatie with the FPGA. 

 

The first VI called is FPGA Init.vi, which calls Open FPGA Reference VI.  I pass this reference out, and around my application.  Other FPGA Interface sub-VIs have this reference as an input, ie. I have another sub-VI called Upload Config.vi.  It has the FPGA Reference coming in, and feeding into a FPGA Read/Write Control. When doing this I get the -61059 error. 

 

If I drop this approach, and create a simple VI that opens a reference, and then feeds this directly to the Read/Write Control, I don't get this error, and I can see the values changing on the FPGA (ie. it works).

 

Any clues - it seems that this reference has to be connected with the FPGA VI all the time - can anyone please recommend a workaround for this?

 

Thanks in advance!

Christopher Farmer

Certified LabVIEW Architect and LabVIEW Champion
DQMH Trusted Advisor
https://wiredinsoftware.com.au

0 Kudos
Message 1 of 3
(3,667 Views)

workaround: I use a global var that holds the FPGA reference.

howto: Put an indicator on the FPGA reference line. Copy or move the indicator  to a global variable vi. Use the global reference in all sub vi's.

 

If you change the OpenFPGAReference by the configure option (context menu) you have to do that for the global reference too. That will affect all sub vi's and results in a resave prompt.

 

Maybe there are better solutions...

 

Hope it helps

Christian

0 Kudos
Message 2 of 3
(3,654 Views)

Hi,

 

You can right clik on you Open FPGA reference and open "Configure Open FPGA Reference". Then there is an option to bind the reference to a type def.

Enter a name for the custom control and use this one when you write sub-vis.

 

This will make sure that your sub-vis are updated when the FPGA reference is changed.

 

I hope this helps

 

Etiennne

0 Kudos
Message 3 of 3
(3,638 Views)