LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA Compile error - Actual of formal out port cout cannot be an expression

Solved!
Go to solution

For info. Just sticking a shift register between the FXP reinterpret and the output terminal allows the compilation to continue.  I'd file this one under "bug".

 

I faced this problem, and the solution (of sticking a simple feedback node) solved my problem. Just wanted to say a big thank you to Intaris for saving me a lot of debugging time!

0 Kudos
Message 11 of 12
(574 Views)

For info. Just sticking a shift register between the FXP reinterpret and the output terminal allows the compilation to continue.  I'd file this one under "bug".

 

I faced this problem, and the solution (of sticking a simple feedback node) solved my problem. Just wanted to say a big thank you to Intaris for saving me a lot of debugging time!

0 Kudos
Message 12 of 12
(574 Views)