LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA Subvis?

I am programming a cRIO-9014. At present, am working on adding some non-scan mode FPGA code. I have created a couple of FPGA Subvis that I  realize I need to consolidate into one vi for compilation since only one FPGA bitcode can exist at a time.

 

I create 'connectors' to all the controls/indicators for each Subvi that I want the parent vi to have access to. I then drop each Subvi into the parent and wire controls/indicators to each Subvi. I compile the parent with no problems.

 

On the host end, I 'Open FPGA VI Reference', place it in my block diagram, and choose my parent FPGA code. I then connect my 'FPGA VI Reference Out' line to my host code and am done. No errors...only thing is, none of my code works. It runs, but is obviously not communicating with the FPGA code. I know my host code works because when I drop a specific FGPA Subvi (via 'Open FPGA VI Reference') into my host, communication with FPGA works like a charm. Any ideas??

 

I do realize I COULD create one big, messy parent vi that contains all of my FPGA code (not just the Subvis)...but that seems way too messy.

 

Thanks,

 

Steve

 

0 Kudos
Message 1 of 4
(2,906 Views)

Definitely no error coming out of 'Open FPGA Reference'?  Do you explicitly start running the FPGA VI, or do you have it set to run when loaded?  Do your subVIs run continuously, or are they one-shot calls?  If your FPGA target allows it, can you start running the FPGA VI from its front panel and see that it executes?

0 Kudos
Message 2 of 4
(2,891 Views)

There are no errors coming out of the 'Open FPGA Reference' using the Parent FPGA vi. I explicitly start running the Parent FPGA vi right after the Open. The Subvis each run in their own infinite loop. Yes...I can run the Subvis individually...that's is how I developed them. They also run fine when I run them from the Parent FPGA vi. Where they appear not to run is when (or connect properly) is when I run the Parent FPGA vi from the Host vi.

 

Thanks,

 

Steve

 

0 Kudos
Message 3 of 4
(2,879 Views)

Can you duplicate the problem by setting the parent FPGA VI to run on the host with simulated inputs?  Any chance you can post your code?

0 Kudos
Message 4 of 4
(2,871 Views)