LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA cRIO Wfm - Semi-irregular FPGA Lag

Hello,

 

I have an application that pulls in analog inputs via the following hardware:

NI cRIO 9030

NI 9220 AI module (SAR timed)

2x NI 9244 AI modules (Delta-sig timed)

 

I am using NI's cRIO Wfm VIs and templates to do the acquisition and I can get it to work in Finite mode, but not in Continuous acquisition mode.

 

The NI cRIO Waveform Reference Library is here.

 

I think my issue might have something to do with the different timing methods of the modules, but I've tried multiple different ways of acquiring and it doesn't fix the problem.

The cRIO Waveform FPGA template says to split the SAR and Delta-Sig acquisition nodes, but this article here says to combine them.

 

I'm not sure what to try next. The FIFO doesn't overflow, the FPGA just starts looping slow, which causes the code the throw an underflow error. If I increase the sample rate and increase the #samples to match, the problem occurs earlier. With static settings, I tracked how many loops it took to occur at one point and it  happens around the same time, but not the exact same number of loops.

 

See attached code snippets to see how I've configured it.

 

Thank you,

 

Cheers


--------,       Unofficial Forum Rules and Guidelines                                           ,--------

          '---   >The shortest distance between two nodes is a straight wire>   ---'


0 Kudos
Message 1 of 3
(3,138 Views)

I've been doing a little more testing and the problem still occurs, during continuous mode, when I remove the 9220 module and leave the other two 9244 delta-sig timed modules plugged in. Continuous mode DOES work when I remove the delta-sig timed modules and let the Loop Timer do the timing for the SAR timed 9220.

 

I'm not sure if the SAR timed 9220 read node would still be affecting anything even if the module is unplugged, but this points towards the delta-sig timed modules being the cause.

Cheers


--------,       Unofficial Forum Rules and Guidelines                                           ,--------

          '---   >The shortest distance between two nodes is a straight wire>   ---'


0 Kudos
Message 2 of 3
(3,105 Views)

Hello James,

 

You said that you noticed a direct connection between the DSA hardware and the problem with loop rate. Does this happen with only one DSA card in the system, or do there have to be at least two? 

 

Also, we would really appreciate if you could direct some of this feedback to the following forum discussion:

http://forums.ni.com/t5/Components/cRIO-Waveform-Reference-Application/td-p/950976/

 

0 Kudos
Message 3 of 3
(3,021 Views)