LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA compile

Solved!
Go to solution

when i want to transform image from HOST vi to FPGA traget, something wrong about compile. according the information,I have checked my compile tools, and I do have the vivado 2019.1 edition.i readlly don't know what i could do,so please let me know if anybody konw how to fix this question. the following picture may helpful.thanks for your watching.

0 Kudos
Message 1 of 12
(3,499 Views)

I cannot read everything but it looks like the DMA-FIFO datatype in the subVI is different from that of the bitfile.


Certified LabVIEW Architect, Certified Professional Instructor
ALE Consultants

Introduction to LabVIEW FPGA for RF, Radar, and Electronic Warfare Applications
0 Kudos
Message 2 of 12
(3,447 Views)

thanks for your reply. 

 

i am a newbie in image processing by FPGA and i have imitated others program in transform image and its lot of error.

 

so if you get any examples, it's really helpful. 

 

Thanks again 

0 Kudos
Message 3 of 12
(3,434 Views)
Solution
Accepted by topic author D.L.ZHANG

It is not an image issue.  It is a LabVIEW FPGA issue.

 

Can you look inside that subVI in the host and look for a similarly named DMA-FIFO on the FPGA?  It is must not have the same datatype.


Certified LabVIEW Architect, Certified Professional Instructor
ALE Consultants

Introduction to LabVIEW FPGA for RF, Radar, and Electronic Warfare Applications
0 Kudos
Message 4 of 12
(3,425 Views)

Are you use LabVIEW FPGA version、

0 Kudos
Message 5 of 12
(3,358 Views)

my labview FPGA version is  2020 edition

0 Kudos
Message 6 of 12
(3,323 Views)

For us to understand what you are doing, you will need to attach your entire LabVIEW Project.  You should also tell us what version of LabVIEW and what "bitness" you are using, and what is your Remote Target (with the FPGA).

 

Bob Schor

0 Kudos
Message 7 of 12
(3,319 Views)

Hello Zhang,

I face the same problem with you, could you please tell me how did you solve the problem? I would appreciate it if you could show me your project as a reference.

 

 

0 Kudos
Message 8 of 12
(3,220 Views)

my suggestion is to be sure your FIFO is right, Base on that to compile your FPGA program first. I can not use ISE14.7 in win10 so I change to ues cloud compile tool.

0 Kudos
Message 9 of 12
(3,195 Views)

Thanks for your reply.

I created a same host.vi as you, but got a different error.All my versions of software are 2020, and I set up the FIFO to U8x1 from host to target mode. I show my host.vi and target.vi as follow, could you please give me some suggestions?

 

Download All
0 Kudos
Message 10 of 12
(3,172 Views)