LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Help with SERIAL FPGA

Thank you Mauro. I have one more doubt maybe you could give me some tip. I have two pwm running. One is in a Output one and another one is in a Output 2. In my project they can´t running together. But I don´t know why when one is running the other stay in high. I am using a c-rio 9074 and digital output (NI 9474). In attachment are my fpga file and my host.vi. You will see the condictions that I put I mean (TRUE or False). Do you have some tip on my project? Thank you very much,

Download All
0 Kudos
Message 11 of 12
(428 Views)

Good afternoon, Alex,

What happens when you change from true to false, you must reset the output that is not using, to avoid conflicting signals. Any questions please contact us.

Sincerely,

Mauro Vera
Applications Engineer
National Instruments
0 Kudos
Message 12 of 12
(420 Views)