LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

How can I do a start ramp?

Hello,

 

I'm trying to do a start ramp in a FPGA Target and i don't know how to do it.

It is for speed motor control.

 

Somebady can help me?

0 Kudos
Message 1 of 12
(6,356 Views)

Hi pablo,

 

for a ramp you usually have a start value, end value and a given time. You increment your start value with a certain time delay until you reached your end value…

 

You will need to do the very same on your FPGA!

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 2 of 12
(6,352 Views)

There is a "Ramp Pattern" VI that will output an array of values based on your start, end and either # of samples or delta change. 

Capture.PNG

aputman
0 Kudos
Message 3 of 12
(6,285 Views)

@aputman wrote:

There is a "Ramp Pattern" VI that will output an array of values based on your start, end and either # of samples or delta change. 

Capture.PNG


Read more carefully.  We are in the FPGA realm.  That function does not exist there.



There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 4 of 12
(6,270 Views)

My bad.  I am not familiar with FPGA.  

aputman
0 Kudos
Message 5 of 12
(6,265 Views)

crossrulz escribió:

@aputman wrote:

There is a "Ramp Pattern" VI that will output an array of values based on your start, end and either # of samples or delta change. 

Capture.PNG


Read more carefully.  We are in the FPGA realm.  That function does not exist there.


That's my problem. In the FPGA realm i don't know how to do it.

0 Kudos
Message 6 of 12
(6,215 Views)

Hi Pablosan,

 

dy = (endvalue - startvalue)*dt/t
y = startvalue
while y < endvalue
   output(y)
   y := y + dy
   wait(dt)
wend

Looks pretty simple to generate a ramp…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
Message 7 of 12
(6,206 Views)

but how can i do with block diagram? i don't understand how to do the timer!

0 Kudos
Message 8 of 12
(6,183 Views)

Hi pablosan,

 

what's the problem with using a wait function? Even the FPGA knows how to wait for a certain amount of time…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 9 of 12
(6,177 Views)

I do this, but i don't know how to change de shift register in double to FTP.shift register.jpg

0 Kudos
Message 10 of 12
(6,130 Views)