09-28-2007 09:28 AM
09-28-2007 09:37 AM
09-28-2007 10:24 AM
09-28-2007 10:31 AM
@Matthew Kelton wrote:
So, if you put in a 500ms wait and the FPGA code takes 20ms to run, you would have (approximately) a 480ms period in your loop.
No, the loop period will be 500ms.
Both the FPGA code and the wait will start at about the same time. The FPGA code will finish after 20ms. The loop itaration can only finish once all nodes in it have finished, so it will have to wait another 480ms for a total loop time of 500ms.
Try the following:
09-28-2007 10:31 AM
09-28-2007 10:45 AM