I would like to simulate an FPGA design using the "Simulated IO on development computer" concept.
But for more complex designs such as ADC inputs or in my case cameraLink it is necessary to synchronize the stimulus and the response to the system clock.
Is that possible using "Simulated IO on development computer"?
