LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

several host vi called the same FPGA vi

Hi,

Is anyone has an exemple of Labview project where there is several host vis calling the same FPGA vi.

Thank u in advance

Best regards

Nadia

0 Kudos
Message 1 of 12
(4,420 Views)

Hi Nadia,

 

you can wire the FPGA reference you get from FPGAStart to several (sub)VIs - what exactly is your problem?

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 2 of 12
(4,417 Views)

I want each host VI to use FPGA VI just when it's needed

My FGPA runs all the time even when some indicators aren't used

0 Kudos
Message 3 of 12
(4,413 Views)

Hi Nadia,

 

I also believe that you need more specific. Can you post a simple project that uses 2 hosts calling the same FPGA and explain us clearly what situation is not working as you would like?

 

Thanks,

M-Junior

0 Kudos
Message 4 of 12
(4,363 Views)

Hi ,

I have enclosed an example

I would like that the first loup in my fpga runs only when the first host VI si runing

I hope I was clear

Thanking u in advance for ur responses

My best regards

Nadia

0 Kudos
Message 5 of 12
(4,301 Views)

@k.nadia wrote:

I would like that the first loup in my fpga runs only when the first host VI si runing


Why?  What harm is it doing by running?  It isn't like it is using any CPU time since this is inside of hardware (the FPGA).

 

But you could just use another control and a case structure so that the contents of the loop only run when that control is enabled.


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 6 of 12
(4,286 Views)

If you have notice I have two loops in my FPGA VI the first should be for my IN VI and second loop for the OUT VI. I would like to know how to do to make the first loop for example runs only if my IN VI does

0 Kudos
Message 7 of 12
(4,279 Views)

As Crossrulz said: make a control in the FPGA, that enables a Case structure to run the contents of the IN VI.

Your host IN VI enables the case structure when it starts, and disables it at stopping…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 8 of 12
(4,274 Views)

@k.nadia wrote:

If you have notice I have two loops in my FPGA VI the first should be for my IN VI and second loop for the OUT VI. I would like to know how to do to make the first loop for example runs only if my IN VI does


Again, for what reason?  Based on your example, I see nothing wrong with it running all the time.  If you are not writing to the controls, the outputs are not changed.


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 9 of 12
(4,271 Views)

I'm agree with u , but I would like to optimize my program coz I don't see why my loop should runs all the time

0 Kudos
Message 10 of 12
(4,216 Views)