05-10-2016 10:02 AM
I am getting the error while designing the VI for FPGA.....but don't understand why such a error?