NI Circuit Design Community Blog
-
bikeron
on:
New International Rectifier Components in Multisim 14.0
-
giondoo77
on:
Creating Custom Arduino Shields With NI Multisim
- robo_Jeff on: Multisim Touch for iPad Now Available
-
doa4378
on:
New Models for Photovoltaic Cells in Multisim
- Mahmoud_W on: Connectors for NI 78xxR Multifunction RIO series in Multisim
- Mahmoud_W on: Search for Components in Digi-Key's Database While Building Your Circuit in Multisim
- BMac on: Ultiboard Mating PCB Design of the new NI GPIC Platform for Energy Applications
-
Henry_Lavery
on:
Automotive Application: Hall Effect Sensor in Multisim
- GarretF on: LabVIEW-Multisim Co-Simulation with Variants and Hierarchical Blocks (Part 2)
-
Control_Dir
on:
Adding 3D Information in Ultiboard
DRC Check for Close or Overlapping Vias
This post is part of a series on what's new in Circuit Design Suite 12.0
Version 12.0 includes a new DRC check for overlapping vias. (Ultiboard always had a check if copper objects were too close such as vias were to close, but there is now an additional check specific for vias that will detect if the vias are connected.) Now, if two vias are within the via-to-via clearance and are drilled such that they go through at least one common layer, Ultiboard will highlight this condition as a DRC error.
As before, if you don't want to see this class of errors, you can hide the error using the Filter Manager by right-clicking in the DRC tab and selecting Filter Manager.
