NI VeriStand FPGA-Based I/O Interface Tools Discussion

[MrV_HIL]

what does [step 5：Connect the DIO0 line of the 9402 or 9401 modules on each RIO target you wish to synchronize] mean in section 【Special considerations for multiple Non-R Series RIO targets】 ？

thanks...