07-01-2016 12:44 AM
According to NI the ethernet interrupt on FPGA loading is an expected behaviour.
The broken VI happens only on an application re-deployment to the RIO. The existing VIs are overwritten and this is logged in RIO error logs.