Hi, I have an NI 7966R with an NI 5772 digitizer. I am attemping to modify the example code to allow for two channel acquisiton, and add an external trigger. However, when I compiled the attached code, I get a tiiming violation (also displayed in the screenshot). Whats strange is that even though it says the timing requirement is 2.50 ns, and the total delay is 1.95 ns, that I missed the timing requirement by 0.02 ns! Either I'm missing something, or someone is doing their math wrong... Also posting a URL to the image code: https://docs.google.com/file/d/0B4meZgrUVk5ocUlpLU9aSnNBSFU/edit?usp=sharing Thanks for any help

Real-Time Measurement and Control

timing violation two channels/external trigger NI 7966R with 5772

PatrickR, if you are working with the TIS mode enabled example, you should take into account that the number of samples you read out from the "FPGA-to-Host" FIFO should always be 2 times the "Samples Per Trigger" you specify (CAR #406283). Helps?

Message 11 of 11

(2,663 Views)

Real-Time Measurement and Control

timing violation two channels/external trigger NI 7966R with 5772

Re: timing violation two channels/external trigger NI 7966R with 5772