08-20-2005 02:42 AM
08-21-2005 03:13 PM
You will want to use the FPGA Fifos found under the advanced/synchronization/fpga fifo palett structures.
08-21-2005 11:22 PM
The limiting factor is the memory on the controller. Here is information on lookup tables and flip flips in FIFOs...
-------------------------------------------------------------------------------------------------------------------------------------------------------------
If I have selected memory type as block memory do i have to use the memory extension utility ( Do I have to install the same), when i am not interested in writing or reading each element of the FIFO. I will write to FIFO till it is full and read all the elements till the FIFO is empty and transmitt to RT controller.
I am using crio 9002 with 9101 FPGA backplane and crio 9233(24 bit) module. By sampling rate is 15360 per channel i have 4 channel module. I will not be transmitting 15360 point at a time but 256 points per channel at a time hence the depth is 1024(256 x 4). I am using interrupt method for transmitting as i have some processing in RT also
Kindly infrom me if my procedure is correct if not suggest me the best method.
Best Regards,
Bipin
08-22-2005 09:46 AM
The memory extension utility is not required for you to use the block memory option for the LabVIEW FPGA FIFOs. It sounds like you are structuring your communication of data back to the host interface VI properly, as well.
If you have more questions, please post a reply.
Regards,
Kristi H
National Instruments