Digital I/O

cancel
Showing results for 
Search instead for 
Did you mean: 

Output PXIe-6535 signals to PXI_TRIG<0..7> of PXIe chassis

I are planning to utilize PXIe-6535 to generate 10KHz pulse signal ( 100us width and 10us pulse width) for some specific application :  this signal not only outputs PFI<0..5> , meanwhile can output same signal to PXI backplane PXI_TRIG<0..7>  to trigger other instrument in the PXIE chassis.  We have several questions on PXIe-6535 and don’t know how to do it.

 

  1. Can PXIE-6535 route same generated signals to  any  PXI_TRIG<0..7> bus on PXI backplane ? It seems OK according to NI PXIE 6535/6537 speciation: page 12).
  2. If the answer of question 1 is yes and can output the signal to PXI_TRIG<0...7> without phase delay, how to control PXIe-6535 device ( over nidaqmx interface) to make it happen?  Further more
  3. Do you have sample code/snippets  , such as: configure  and output PXIe-6353  data pattern signal(s)    to PFI and  PXI_TRIG ( PXI backplane) pin(s) at the same time;  real-time enable/disable this signal over the API etc.

 

Look forward to hearing from you soon.

 

Thank you 

0 Kudos
Message 1 of 1
(836 Views)