When we try to compile timing critical FPGA application, if might be failed because of timing violation.
But if it missed only a few nanoseconds, recompiling might resolve the error as below.
Resolving Timing Violations on the FPGA
If your failed compilation misses the required throughput time by only a few nanoseconds, try rebuilding your bitfile. Each build of a bitfile does not always produce identical results on the FPGA, so rebuilding sometimes resolves minor timing violations.
In most case, compilation might require much time and it's difficult to take quick action after they found the aborted compilation result.
It would be great there is an option which allow automated recompile like below.
Of course the compilation completed, it wouldn't try recompile. Only failed, try to compile again.
** -------------------------------------------------------------------- **
Enable Auto Recompile [ * ] Number of Retry [ 4 ]
** -------------------------------------------------------------------- **
