LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Adding dc offset to analog signals

Hi everyone,
I am trying to generate a sine wave signal using myRIO 1900, and I have looked into the following post as a reference.
https://forums.ni.com/t5/Academic-Hardware-Products-ELVIS/frequency-matching-problem-with-myrio/td-p...

I am just wondering if I could modify the VI in order to add a DC offset to the sine signal.

0 Kudos
Message 1 of 9
(6,708 Views)

Yes, just use the add function and add the offset before the output. Make sure that the final max amplitude does not exceed the output range.

0 Kudos
Message 2 of 9
(6,677 Views)

 

0 Kudos
Message 3 of 9
(6,618 Views)
0 Kudos
Message 4 of 9
(6,606 Views)

 OA1,

can it output the generated signal through the A/O pin in the myRIO?

Re: Analog Output from Basic Function Generator.vi

Someone wrote "The Basic Function Generator.vi outputs a waveform/array while the AO Write One Update.vi reads a single value so its not the right AO vi to be used for signal generation." Is that true?

0 Kudos
Message 5 of 9
(6,591 Views)

You can output a waveform if you program the FPGA to do so.  Use a DMA FIFO​ to pass the points from your RT code to the FPGA and have the FPGA read this FIFO and write each point to the analog output.


GCentral
There are only two ways to tell somebody thanks: Kudos and Marked Solutions
Unofficial Forum Rules and Guidelines
"Not that we are sufficient in ourselves to claim anything as coming from us, but our sufficiency is from God" - 2 Corinthians 3:5
0 Kudos
Message 6 of 9
(6,574 Views)

Hi crossrulz,

Do I have to change anything inside the time loop except replacing the "analog out"? because I don't have any experience using FPGA. 

0 Kudos
Message 7 of 9
(6,555 Views)

I am just wondering if we can add DC offset to the signals without using FPGA on myRIO.

0 Kudos
Message 8 of 9
(6,505 Views)

You can always add an analog circuit to add a bias voltage ... 

(BTW: If you check with a scope, did you used DC or AC input coupling?)

If signal plus bias is within the range of the anlog output a software solution is possible.

Greetings from Germany
Henrik

LV since v3.1

“ground” is a convenient fantasy

'˙˙˙˙uıɐƃɐ lɐıp puɐ °06 ǝuoɥd ɹnoʎ uɹnʇ ǝsɐǝld 'ʎɹɐuıƃɐɯı sı pǝlɐıp ǝʌɐɥ noʎ ɹǝqɯnu ǝɥʇ'


0 Kudos
Message 9 of 9
(6,487 Views)