02-01-2007 10:02 AM
02-01-2007 10:30 AM
02-01-2007 11:32 PM
02-02-2007 02:12 AM
02-02-2007 06:14 PM
02-06-2007 05:03 AM
02-07-2007 03:49 AM
02-08-2007 01:56 AM
02-13-2007 10:15 AM
If I understand correctly your problem, generation works with no problem, but acquisition is the one that is giving you some trouble. What exactly does it mean that you don't acquire anything? Is it that you are getting bogus data back (~0) or that the application actually gets hung?
@Salvio wrote:
I mean now with this VI i can generate and stop the generation and generate again but i can't do the same with the acquisition.
In fact if i start with generation and after a while i want to acquire a signal it works, but if i stop the generation and the acquisition and then i want to generate again and acquire again i'm able only to generate but i don't acquire nothing...why?
I think the problem you are experiencing is because there is something wrong with the DMA FIFO synchronization. The second time you try to run the acquisition, the DMA FIFO has some elements from the last acquistion, since you do not guarantee that the DMA FIFO will be empty next time you start a new acquisition cycle. What I suggest you do, is that once you are done with an acquisition, you do clear the DMA FIFO by reading and dismissing all elements available in the FIFO, that is, until the "Elements remaining" output says zero. I believe one of the DMA FIFO examples that ship with NI-RIO do this, but I'm not 100% possitive.I don't see why you need to execute the Run method everytime you write info to a different address. You should look into the Synchronization examples as to how to synchronize communication between the FPGA and the Host VI. To simplify your loops, I suggest you move all the code that passes data down to the FPGA into different loops in the Host and FPGA VIs. The most interesting thing that could be messing up things, is the execution of the "Reset" method in the host when you are done generating. That will reset the whole FPGA VI, so it will interrupt any code being executed in the FPGA or invalidate communication from the Host to the FPGA. I suggest you re-think the use of the Reset node or do not use it if you don't need to.
02-15-2007 02:29 AM