Multisim and Ultiboard

cancel
Showing results for 
Search instead for 
Did you mean: 

AND and NAND gate do not work well when use with 74LS193N

Solved!
Go to solution

When i use AND or NAND to work with 74LS193N it does not produced result as i expected. please refer to my upload file. I use AND and NAND gate to toggle my JK FF when my 74LS193N give a 1001 signal however my JK FF toggle before that when my 74LS193N produce a 1000 signal then it then it toggle again when 47LS193N produce 1001. According to my observation it only produce the signal at a very short period of time, this signal is able to pass throught the NAND and AND gate  to triggle my JK FF. From what i know this sholdn't be happen. I thought the signal only i pass through when both input are high, i have tried AND and NAND with other logic gates so far its fine, so i only have this problem hope somebody can help me. Because of this my whole design not able work, it bothers me alot...  HELP !!!!! 

0 Kudos
Message 1 of 6
(5,472 Views)
Solution
Accepted by topic author JayDawn

I guess I'm confused as to why you would use a generic part instead of the 74LS00/08 parts.  What you are seeing is the differences in the timing parameters.   If you double-click the generic AND gate and press Edit Model, you will see the rise and fall delay is 1nS.  If you place a 74LS08D and do the same thing, the rise delay is 15nS and the fall delay is 20nS.   More then likely, there is a spice parameter for the counter where the QD line goes high for a very small amount of time while the QA, QB, and QC lines transition from high to low.  The real AND/NAND gates can't see this transition due to the propagation delays (rise and fall) inherent in the actual part.  If you change the generic parts values to that of the actual component values, the circuit should work.

0 Kudos
Message 2 of 6
(5,464 Views)

ok thank you for your help i think i should try it see if it work. =D

0 Kudos
Message 3 of 6
(5,452 Views)

Finally its working. thank you so much!!

0 Kudos
Message 4 of 6
(5,447 Views)

Ok i have new probelm now. here is my new design and i have change the generic AND gate to IC 74LS08 which gives me higher delay but still it will trigger my JK FF at 1000, when QA is 1 and QD is 0, then trigger again when both QA and QD is 1. can i know how do I fix this problem.=D

0 Kudos
Message 5 of 6
(5,432 Views)

Please find the attached file dr_parjit@hotmail.com

0 Kudos
Message 6 of 6
(5,380 Views)